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DESIGN SPACE EXPLORATION
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GROWING ARCHITECTURAL COMPLEXITY AND STRINGENT TIME-TO-MARKET CONSTRAINTS
SUGGEST THE NEED TO MOVE ARCHITECTURE DESIGN BEYOND PARAMETRIC EXPLORATION
TO STRUCTURAL EXPLORATION. ARCHEXPLORER IS A WEB-BASED PERMANENT AND OPEN
DESIGN-SPACE EXPLORATION FRAMEWORK THAT LETS RESEARCHERS COMPARE THEIR
DESIGNS AGAINST OTHERS. THE AUTHORS DEMONSTRATE THEIR APPROACH BY
EXPLORING THE DESIGN SPACE OF AN ON-CHIP MEMORY SUBSYSTEM AND A MULTICORE
PROCESSOR.
......In designing a processor architec-
ture, architects usually rely on a trial-and-error
process in which intuition and experience
drive the creation and selection of appropri-
ate designs. However, as architecture com-
plexity and the number of possible
architecture options increases, experience
and intuition might not be the best drivers
for architecture design decisions. The current
trend toward multicores will likely only exac-
erbate this problem. The cache mechanisms
comparison by Gracia-Perez et al. illustrates
this concern by suggesting that the progress
of research might not always be regular
over time, in large part because the current
methodology does not emphasize the com-
parison of research results.1
This article presumes an architecture
complexity tipping point at which human
insight would be more productive if system-
atically combined with architecture design-
space exploration (see the ‘‘Related Work
in Design-space Exploration’’ for other re-
search in this area). The Gracia-Perez et al.
study highlighted the risks of insufficient
comparison and reproducibility, but did
not propose a proper framework for system-
atic design-space exploration beyond modu-
lar simulation for easier reuse. Although
modular simulation, as proposed in SystemC
(http://www.systemc.org), Liberty,2 Micro-
Lib,1 United Simulation Environment
(Unisim),3 and Asim,4 facilitates reuse and
comparison, it assumes that all or many
researchers will adopt the same simulation
platform, which is realistic only within a con-
trolled environment, such as has occurred for
Asim at Intel.
ArchExplorer focuses on the practical chal-
lenges that prevent a researcher from perform-
ing a broad exploration and fair comparison of
architecture ideas, especially the time and
complexity involved in reimplementing other
researchers’ works.5 ArchExplorer, developed
as part of the European SARC integrated proj-
ect, is a framework for an open and permanent
exploration of the architecture design space.
This solution takes the form of a website
rather than a traditional simulation environ-
ment. Instead of asking a researcher to find,
download, and run the simulators of compet-
ing mechanisms, ArchExplorer provides a
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remote environment in which researchers can
upload their own simulators and compare
them against previously uploaded mechanisms
or compose a new mechanism. The continu-
ous exploration both enables the exploration
of a huge design space over a long period
and progressively builds over time a large data-
base of results that will further speed any fu-
ture comparison.
After the researcher uploads a mechanism,
the entire exploration process is automatic—
from plugging the mechanism into an archi-
tecture target, to retuning the compiler for
that target, statistically exploring the design
space, and publicly disseminating the explo-
ration results.
A framework for open and continuous
exploration
Figure 1 shows the overall methodology.
In short, a researcher adapts a custom simu-
lator to make it compatible with the
ArchExplorer environment and uploads the
simulator together with a specification of
valid and potentially interesting parameter
ranges. The mechanism is added immedi-
ately to the continuously explored design
space, and ArchExplorer statistically selects
and explores the architecture design points.
For each architecture design point, the
Web-based infrastructure automatically
retunes the compiler for a meaningful com-
parison with other architecture design points
and recompiles the benchmarks accordingly.
After ArchExplorer simulates the set of
benchmarks for the design point, it accumu-
lates performance results in the database and
automatically updates and disseminates the
ranking of the mechanisms on the website.
Automatically composing architectures
ArchExplorer does not require that
researchers use a given common simulation
platform; that approach would be unrealistic.
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Related Work in Design-space Exploration
Several research works attempt to generalize design-space exploration
and provide frameworks for architecture exploration, although most do not
bring design-space exploration beyond parameter exploration.
The Magellan framework for multicore exploration embeds power/
area measurement and statistical exploration techniques, and exposes
a large range of multicore parameters.1 ReSP enables the exploration
of architectures composed of transaction-level SystemC components,
as well as hardware/software trade-offs.2
Palermo focuses on the exploration of embedded systems, particularly
heuristics, to converge rapidly to Pareto-optimal configurations (perfor-
mance, power, delay).3 Similarly, Pimentel proposes the Sesame frame-
work for design-space exploration in the context of systems on chip.4
This framework uses multiple abstraction levels to speed up the
exploration.
Emer et al. present a notable exception to parametric-only design-
space exploration.5 They create efficient branch predictors by decompos-
ing branch prediction algorithms into elementary primitives and then
composing them, creating new branch predictors.
For both architectural and compiler exploration, many recent works,
such as Ipek et al.6 and Lee et al.,7 discuss building statistical models
using machine-learning techniques, showing that it is possible to con-
verge rapidly to good solutions in a huge design space.
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In many cases, researchers have invested sig-
nificant effort in building or familiarizing
themselves with a simulation platform, so it
is unlikely that they would want to discard
that effort, even for the sake of comparison.
However, a simulator part cannot be inte-
grated into another simulation environment
without modification. The task often appears
more daunting than it is in practice. In addi-
tion, modular simulation environments such
as Asim, Liberty, and SystemC, or modular
simulators such as M5,6 SimFlex,7 and
Gems,8 are increasing users’ sensitivity to
the productivity benefits of modularity,
which makes simulators more easily compat-
ible with the ArchExplorer approach.
Architecture communications interfaces. Both
architecture parts—the uploaded hardware
block and the server-side architecture (for
example, an uploaded data cache and a
server-side processor)—must be compatible
at the hardware level. For that purpose,
both parts should agree on a set of input
and output control and data signals.
This set of signals forms a communication
interface—the architecture communications
interface (ACI), analogous to software-level
application programming interfaces (APIs).
Data caches require two such ACIs: a
processor/cache ACI and a cache/intercon-
nect (bus, network on chip) ACI. Because
both interfaces correspond to a processor/
memory interface, only a single interface is
required. Table 1 shows the interface’s
specifications.
Potentially, any data cache mechanism
that implements this ACI can be plugged au-
tomatically into a processor that supports it.
As a result, all such compatible data cache
mechanisms can be automatically explored,
assuming that software-level compatibility
issues, discussed later, have been resolved.
For example, using the processor/memory
interface, arbitrarily deep cache hierarchies
can be composed with interface-abiding
caches, as Figure 2a shows.
ACIs raise two main questions:
 Must a new ACI be designed for each
new hardware block variation?
 Which hardware blocks, typically stud-
ied in architecture research, are eligible
to an ACI definition?
For most data cache mechanisms,
the innovations proposed are internal to the
block. These innovations have little or no
impact on the interface with the processor
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Figure 1. Overview of the ArchExplorer system. A researcher adapts a custom simulator and uploads this simulator with
a specification of parameter ranges. The rest of the process—exploring the design space, including compiler tuning, and
disseminating results on the website—is fully automated.
Table 1. Processor/memory interface.
Interface fields Details
Address Bidirectional, 32 bits
Memory request address
Data Bidirectional, path width
Data for read and write requests
Size Bidirectional, log2(max(#bytes)) bits
Request size in bytes
Command Processor ! cache, 3 bits
Processor/L1 Request type (read, write, evict, prefetch)
L1/L2 Request type (read, write, evict,
prefetch, readx, flush)
Processor/memory Request type (read, write, evict,
prefetch, readx, flush)
Cacheable Processor ! cache, 1 bit
Whether or not the requested address is cacheable
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and with the memory in many, though not
all, cases. Of the nine data cache mechanisms
listed in Table 2, all the mechanisms but
one, dead-block correlating prefetcher
(DBCP),9 are compatible with the interface
in Table 1, which corresponds to the stan-
dard data cache interface. DBCP builds a
history trace of load/store requests extracted
from the commit stage of an out-of-order
processor. The corresponding signals/wires
are not part of the ACI derived from the
standard data cache. Because DBCP cannot
be plugged as is, the ACI must be extended
to accommodate this mechanism. However,
a large subset of the data cache mechanisms
can share the same ACI with no special ef-
fort. When a mechanism is not compatible,
the incompatibility does not void the
approach, it simply restricts the number of
mechanisms directly eligible for exploration.
An ACI can be extended with the necessary
signals, without affecting backward compati-
bility. The other data cache mechanisms will
not support the new DBCP signal provided
by the processor. However, because the mech-
anisms do not use the DBCP signal, they
remain compatible with the extended interface
without any modification. ACIs could be-
come overloaded with a large number of sig-
nals. Adding more signals is not detrimental
to the simulator performance and does not
make the simulator code less readable, because
the author of a hardware block simulator
implements only the signals required. ACIs
are represented as software objects. The new
signals are added after inheritance of original
or modified ACIs, ensuring that ACIs are
not the union of all known signals but derive
from each other in a tree-like fashion.
Data caches are a special form of hard-
ware blocks, because they have a clean and
clear interface with the rest of the system.
Some hardware blocks, such as the commit
stage of a superscalar processor, have many
connections with the rest of the architecture,
which change over architectures and are dif-
ficult to consider in isolation.
However, many hardware blocks are con-
sidered domains of computer architecture.
These blocks have good modularity proper-
ties and can benefit from comparison.
Such hardware blocks include instruction
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Figure 2. Modular simulation environment of ArchExplorer. Composing architectures (a) and
fine-grained compositions: victim cache (VC) (b), time keeping (TK) (c), and prefetch buffer
application communications interface (ACI) (d). (GHB: global history buffer)
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caches, prefetchers, branch predictors, inter-
connects, and entire cores in a multicore
processor.
There is no granularity limit to the hard-
ware blocks that can be explored or to the
corresponding interfaces. For example, with-
in a data cache, it is possible to define a ge-
neric fine-grain interface for the connection
between the data cache bank and the write
buffer, which could accommodate many var-
iations of write buffers as well as for the
replacement policy and prefetch buffers
(see Figures 2b, 2c, and 2d). Conversely,
interfaces for coarse-grained blocks such as
a whole core or an accelerator.
Although there will be variations of hard-
ware blocks that do not fit an interface, or
for which defining an interface would be,
at the very least, very complex, there are nu-
merous hardware blocks for which such
interfaces can be defined and many blocks
variation that will be accommodated, allow-
ing a broad architecture exploration.
Simulator extraction and compatibility.
Assuming that a hardware block is compatible
with the corresponding ACI in the target
server-side processor architecture, the corre-
sponding hardware block simulator also
must be compatible with the server-side pro-
cessor simulator at the software level.
As mentioned earlier, the researcher can
develop a custom simulator of the target
hardware block. Often, this hardware block
is part of an existing larger simulator. The
first task is to isolate and extract the hardware
block. This task is an ad hoc activity and its
complexity depends on the nature of the cus-
tom simulator.
In simulators that already are modular,
such as SystemC or Liberty simulators, the
task of isolating a hardware block is trivial. Iso-
lation is more complex in a monolithic simu-
lator such as SimpleScalar.17 For example, the
SimpleScalar data cache is designed as a func-
tion called on each memory request. A mod-
ular data cache simulator executes every cycle.
The data cache simulator processes all requests
known at the beginning of the cycle to and
from the processor and to and from the
memory. As a result, the SimpleScalar data
cache’s mode of operation must be altered,
requiring partial reprogramming.
After isolating a hardware block simula-
tor, the researcher needs to privatize all its
variables and methods using the C++ name-
spaces. Then, to achieve software-level com-
patibility, the researcher must wrap the
simulator of the target hardware block within
a module of a metasimulator. ArchExplorer
uses SystemC, a modular simulation envi-
ronment popular in the embedded industry,
as the metasimulator environment.18 More
precisely, it uses the Unisim3 layer on top
of SystemC. Unisim provides a rigorous
communication mechanism between mod-
ules, on top of SystemC signals, in the
form of a three-signal hand-shaking commu-
nication protocol, derived from Liberty2 and
MicroLib.1 This communication protocol
forces to explicit, within the signals’ I/O
ports, how the module reacts to incoming
or outgoing signals, in effect distributing
the control between hardware blocks within
hardware blocks themselves. If control be-
tween modules is distributed, a hardware
block makes no assumption on the behavior
of other hardware blocks. Therefore, a hard-
ware block can easily be extracted and
replaced with other modules or hardware
blocks, which would not be the case with a
central external control.
As an example, we wrapped the entire
SimpleScalar simulator17 within a SystemC
module to use it as a server-side processor ar-
chitecture. To plug data cache architectures
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Table 2. Data cache mechanisms.
Mechanism Cache optimization
Content-directed data
prefetching (CDP)10
A prefetch mechanism for pointer-based data
structures
CDP + SP (CDPSP)10 A combination of CDP and SP
Dead-block correlating
prefetcher (DBCP)9
Uses hit and miss patterns to drive prefetching
Global history buffer (GHB)11 Like stride prefetching but with varying strides
Skewed associative cache
(SKEW)12,13
Skewing cache mapping
Stride prefetching (SP)11 Detects strided accesses and prefetches
accordingly
Timekeeping victim cache
(TKVC)14
Determines when a line is dead and
prefetches a new one; dead lines may be
sent to victim cache
Tagged prefetching (TP)15 Prefetches the next cache line on a miss
Victim cache (VC)16 A small cache to store evicted lines
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into SimpleScalar, we strip it of its data caches
and memory, and create explicit I/O methods
to communicate with memory (caches or
memory) through the module ports. Data
cache modules and a synchronous DRAM
(SDRAM) module to the data cache module
then can be plugged, all automatically.
Beyond software module communications
compatibility, running multiple hardware
block simulators can be challenging if they
use different models of computation19—
for example, the order in which they pro-
cess events within the same clock cycle,
how they update time, and other aspects
of the computations. Rather than adapt
the models of computation, we could hide
the model of computation in the wrapper
module and require that the wrapped sim-
ulator reacts every cycle to external events.
If the simulator requires a simulation en-
gine (for example, SystemC or Liberty),
we wrap the simulation engine with the
simulator itself.
For example, SimpleScalar uses a pipeline
loop that calls each pipeline stage in the same
order, every cycle. In effect, this pipeline loop
forms a simple model of computation. The
loop can be broken so that it can check for
external events every cycle (returning mem-
ory requests) and restart. SimpleScalar no
longer is allowed to update the clock time;
that role is devoted to the meta-environment.
Researchers upload their hardware block
simulators with a description of valid and
potentially interesting parameter ranges.
Because this specification can exceed the
intervals specification, we code it as a
method, allowing complex parameter
checking. A simulator might require param-
eter information from another simulator to
which it is connected. Consider, for exam-
ple, an architecture in which a layer-2 (L2)
cache module is connected to a bus (see Fig-
ure 3). The L2 cache line must be broken
into sets of the same size as the bus width.
The L2 cache is the architecture block (and
the simulator module) in charge of breaking
down cache lines, not the bus. The L2 cache
must know the bus width to break down
cache lines. However, if a module is written
so that it directly queries the parameters
(variables) of another module, it again
assumes that it knows the other module im-
plementation, which breaks the indepen-
dence properties required for automatic
design-space exploration. For that purpose,
a module also must have a parameter intro-
spection interface API that allows other mod-
ules to query its parameters, preserving the
independence properties of modules and
simulators (see Figure 3).
Similarly, modules must implement a
power and area API to obtain power and
area statistics.
To wrap SimpleScalar and adapt its
model of computation, we modified only
50 lines of codes. The resulting simulator
has an average slowdown of 0.64 over the
original SimpleScalar, factoring both the
more complex data cache and synchronous
DRAM. With the original data cache and
SDRAM, the slowdown is 0.78, which corre-
sponds to the wrapping overhead.
The SimpleScalar example illustrates that
even if a simulator originally is monolithic
and not designed to be modularized, it can
be adapted with moderate effort. Not all ex-
traction or modularization tasks will require
the same effort. The effort can lighter for al-
ready modular simulators or heavier for com-
plex monolithic simulators.
Statistical exploration of the design space
The statistical exploration of the design
space is similar to genetic algorithms. Each
design point corresponds to a large set of pa-
rameter values, and each parameter can be
considered a gene. Genes describe modules
(nature and number, for example, depth of
a cache hierarchy) and each module or
gene has subgenes describing their parameter
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Figure 3. Self-configuration by probing connected modules. Modules have
a parameter introspection interface API that lets other modules query its
parameters through an interface.
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values. Genetic mutations first occur at the
module level (exchanging a module for an-
other compatible module), then at the pa-
rameter level. The database stores all gene
combinations tested so far, as well as the cor-
responding results.
ArchExplorer uses this database to build a
probability distribution of gene combinations
that indicates the probability that a combina-
tion will be selected. Initially, all combina-
tions have the same uniform probability.
ArchExplorer selects a combination accord-
ing to the distribution and genetically alters
it at the gene and subgene levels using muta-
tions (random modifications of modules and
parameters) and crossovers (random selection
of another combination and a random mix of
modules and parameters). Each time a com-
bination is simulated, ArchExplorer records
the corresponding speedup (averaged over
all benchmarks) and uses it to grade the
combination. As a result, the distribution is
biased progressively toward the best perform-
ing combinations, while genetic evolution
allows the discovery of new solutions.
When a new module arrives, mutations
are biased toward this new module so that
it is tested rapidly (mutations normally select
alternative modules and parameters uni-
formly). If the combinations with this mod-
ule underperform known combinations, the
process self-adjusts because these combina-
tions will be selected less frequently.
We further split the distributions into area
buckets corresponding to intervals of area
ratio values, one distribution per bucket. An ex-
ploration usually targets a specific area budget,
so exploring all possible area budgets would be
inefficient. At the same time, if a combination
with a smaller area than the target budget out-
performs all known combinations with the tar-
get area budget, that combination should be
selected; hence, the notion of buckets.
We found empirically that this approach
converges quickly to good solutions. Figure 4
plots the average performance obtained for
the best combination so far against the num-
ber of tested combinations.
Practical issues
In addition to the issues we’ve mentioned,
the methodology used raises several unusual
and practical, not technical, issues.
Recent branch prediction and data pre-
fetching challenges promote quantitative
comparison between architecture mecha-
nisms. However, ArchExplorer features several
advantages over such challenges. A researcher
can compare when required rather than
when the challenge event takes place. In addi-
tion, the comparison is against all accumu-
lated mechanisms rather than against only
submitted mechanisms, against any known
variation of the architecture rather than only
alternative but similar mechanisms. Finally,
a researcher can benefit from all the accumu-
lated exploration knowledge, which saves pre-
cious comparison and evaluation time.
At first, challenges can better assess mecha-
nisms’ relative quality by having a jury inspect
the code and documentation. However, the
public and permanent dissemination of the
mechanisms’ ranking (according to different
criteria) will attract attention to the best per-
forming mechanisms. This scrutiny provides
a self-control in which high performingmech-
anisms can be removed if they are found to be
flawed.
Public dissemination raises confidentiality
issues for researchers working on new mech-
anisms and not yet willing to make them
public, and for companies. An individual
researcher can choose to upload a mechanism
but keep both the exploration results and
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Figure 4. Convergence speed of statistical exploration. ArchExplorer
achieves fast convergence through a genetic-like exploration algorithm.
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simulator source private. These results do not
appear in the global ranking. The researcher
can make them public later.
We do not expect companies to upload
their mechanisms even with the privacy op-
tion. Rather, companies will use their own
target architecture and run simulations on
their internal clusters. For that purpose, we
provide an API to access all exploration
results so a company can benefit from the
knowledge accumulated in the database, as
well as download the metasimulator environ-
ment and the statistical exploration tool to
perform simulations internally.
Single core exploration
ArchExplorer uses an IBM PowerPC405,
which is a simple 32-bit embedded RISC-
processor core that includes a five-stage pipe-
line and 32 registers. A 70-nm version runs at
the maximum frequency of 800 MHz. At
70 nm, the reference processor architecture
requires 2.17 mm2, including 0.43 mm2 for
the on-chip memory subsystem (especially
data and instruction caches). The observed av-
erage memory latency is 85 cycles over all
benchmarks (64 cycles for the SDRAM CAS
(column address strobe) latency, best-case
read memory access). When varying only the
parameters of the reference architecture using
the standard cache, the restricted design
space contains 2,488,320 points. For the
structural exploration, the various cachemech-
anisms fromTable 2 are available, and we vary
all mechanism-specific parameters, giving us
more than 254 million design points.
We used the following 11 MiBench20
embedded domain benchmarks with large
input data set: bitcount, qsort, susan_e, patri-
cia, stringsearch, blowfish_d, blowfish_e, rijn-
dael_d, rijndael_e, adpcm_c, and adpcm_d.
We compiled these benchmarks using the
powerpc-405-linuxgnu-gcc cross-compiler ver-
sion 4.1.0 with optimization flags-O3-static.
In addition to the metasimulation envi-
ronment, ArchExplorer uses its own simula-
tor of the PowerPC405, wrapped within a
meta-environment module, together with a
separate bus module and an SDRAM mod-
ule. We further increase simulation speed
using SimPoint, with an interval size of 10
million instructions. All modules implement
the power and area API. Although we do not
report power results for single-core, the
power/area results follow trends similar to
the performance/area results.
Data cache mechanisms versus tuned
reference architecture
Figure 5 compares the performance
achieved using standard data cache architec-
tures against the performance achieved using
the data cache techniques in Table 2. We dis-
tinguish the different cache mechanisms. All
data cache mechanisms only moderately out-
perform the standard data cache architecture,
when it is explored. However, these conclu-
sions naturally depend on the target bench-
marks and architectures, yet they present a
rather unexpected picture of the actual bene-
fits of sophisticated cache architectures.
Best data cache mechanisms as a function
of area budget
In their data cache quantitative compari-
son, Gracia-Perez et al.1 found the global his-
tory buffer (GHB) to be the best cache
mechanism. Unlike their results, we vary the
parameters of the reference architecture and
those specific to each mechanism to assess
the relative merits of these mechanisms over
a broad design space (see Figure 5). Although
GHB still appears to outperform competing
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mechanisms for certain area sizes, almost
every other mechanism emerges as the best
performer for at least one area size. In fact,
no mechanism clearly dominates; the best
mechanism varies with the target area size.
Overall, the conclusions differ signifi-
cantly from those of Gracia-Perez et al.,1
who show that the design space must be
explored broadly to truly assess architecture
mechanisms’ relative quantitative merits.
Convergence of exploration strategy
As Figure 4 shows, our approach quickly
converges to good solutions, in which the av-
erage performance obtained for the best
combination so far is plotted against the
number of tested combinations.
Multicore exploration
For the multicore design-space explora-
tion, we plugged CycleSim, a trace-driven
multicore simulator, into ArchExplorer,
which performed the automatic and contin-
uous exploration. The modeled architecture
was a clustered chip multiprocessor (CMP).
Each cluster contained a set of cores and a
last-level cache interconnected by a local
bus. At the same time, all clusters are con-
nected to main memory through a global
bus. We used six parallel scientific kernels:
checkSparseLU, cholesky, fft3d, kmeans,
knn, and matmul. These kernels are based
on direct memory access (DMA) and are
highly optimized. We ported them to the
Cell broadband engine variant of the
StarSs21 programming model. The traces
collected from these benchmarks contained
information about the required computation
time for different phases in the cores as well
as the intercore communications through
DMA transfers.
For the multicore design space, we varied
the number of clusters, the number of cores
inside a cluster, the cache size, the bus band-
width, and a core’s relative performance with
respect to the real machine from which we
collected traces. The baseline contained
four clusters of eight cores each, a total
cache size of 16 Mbytes, a bus operating at
8 bytes per cycle, and a relative core perfor-
mance of 1. Figure 6 shows the results of
the multicore design-space exploration.
Figure 7 illustrates the fast convergence of
the genetic search algorithm that reaches
close-to-optimal design points with 10 to
15 evaluations.
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Figure 6. Multicore design-space exploration. The graph shows
the average speedup for the six scientific kernels as a function of the
area ratio over the baseline configuration, with the points gray-scaled
according to the power improvement over the baseline.
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Figure 7. Convergence in the multicore design space. The multicore
exploration quickly converges in 10 to 15 iterations.
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A lthough ArchExplorer has somelimitations—not all hardware blocks,
or blocks variations, can be extracted easily,
plugged into a generic interface, wrapped,
and uploaded—it applies to enough archi-
tecture ideas to provide a broad design space.
We have implemented the website and have
enlisted the data cache architectures de-
scribed in this article in a permanent
exploration for an embedded core. Initial
results already challenge common wisdom
and previous conclusions on data cache
architecture research. In the future, we plan
to progressively extend the exploration to
more hardware blocks and more target
architectures. MICRO
....................................................................
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